Digital Library at Rajiv Gandhi University, Arunachal Pradesh
The Digital Library at Rajiv Gandhi University, Arunachal Pradesh is an online emplacement for collecting, preserving, and disseminating the institute's quality teaching research and extension output to the Global community.
Please use this identifier to cite or link to this item:
http://rguir.inflibnet.ac.in:8080/jspui/handle/123456789/15667Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Cavanagh, Joseph | - |
| dc.date.accessioned | 2023-01-10T05:25:53Z | - |
| dc.date.available | 2023-01-10T05:25:53Z | - |
| dc.date.issued | 2008 | - |
| dc.identifier.isbn | 978-1-4200-7416-1 | - |
| dc.identifier.uri | http://rguir.inflibnet.ac.in:8080/jspui/handle/123456789/15667 | - |
| dc.language.iso | en | en_US |
| dc.publisher | Taylor and Francis Group | en_US |
| dc.subject | Number Systems, Number Representation | en_US |
| dc.subject | Minimization of Switching Functions | en_US |
| dc.title | Digital Design Verilog HDL and Fundamentals | en_US |
| dc.type | Book | en_US |
| Appears in Collections: | Electronics and Communication Engineering | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Digital Design and Verilog HDL Fundamentals.pdf Restricted Access | 10.3 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.